In this paper we describe the implementation of a K = 7, R = 1/2 single-chip 
Introduction
Convolutional coding with Viterbi decoding has become a common technique to reduce the bit error rate on airborne digital communication links.
For high information bit-rates (greater than 5 Mbit/sec), decoders are based on fully parallel implementations of the Viterbi algorithm. VLSI is the only adequate implementa¬ tion medium, but placement and routing of the processing elements is known to be a difficult and area intensive task.
A number of specific designs have been reported [1] , [2] , attempts have been made to find regular and area efficient layout structures for the interconnection network [3] , [4] , [5] and recently a commercial K = 7,R = 1/2 decoder operat¬ ing at 17 MHz has been announced [6] . 2 The Viterbi decoding algorithm
In order to establish a notation and briefly introduce the operation of the decoder, it is convenient to start by de¬ scribing the encoder. The encoder for the standardized K 7, R [3] , [5j: th^S huffle-Exchange (SE) and the Cycle-Connecfed-Cvbcs (CCC), of which the latter "contains even more interprocessor wiring area, but has some applica lions of its own" [3] . The work reported in [3] figure 4 , and a more detailed floor plan of a DACS-element is shown in figure 5 . The required interconnections are derived from figure 2, and the placement of the DACS-elements shown in figure 4 is the result of an exhaustive search. This is explained in more detail below. The structure shown in figure 4 and figure 5 
